This report describes the research accomplishments achieved under the LDRD Project "Leaky-mode VCSELs for photonic logic circuits." Leaky-mode vertical-cavity surfaceemitting lasers (VCSELs) offer new possibilities for integration of microcavity lasers to create optical microsystems. A leaky-mode VCSEL output-couples light laterally, in the plane of the semiconductor wafer, which allows the light to interact with adjacent lasers, modulators, and detectors on the same wafer. The fabrication of leaky-mode VCSELs based on effective index modification was proposed and demonstrated at Sandia in 1999 but was not adequately developed for use in applications. The aim of this LDRD has been to advance the design and fabrication of leaky-mode VCSELs to the point where initial applications can be attempted. In the first and second years of this LDRD we concentrated on overcoming previous difficulties in the epitaxial growth and fabrication of these advanced VCSELs. In the third year, we focused on applications of leaky-mode VCSELs, such as alloptical processing circuits based on gain quenching. * L&M Technologies, Inc.
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Introduction

LDRD Project Overview
The development of all-optical-logic circuits that can process data directly in the optical domain will enable front-end processing of optical data at very high bit rates (>40Gbit/sec) with minimal latency, on the order of a few bit periods. Such high-speed all-optical processing nodes will initially be sought for optical fiber networks, enabling high-speed data encryption, decryption, and packet routing, and will eventually be sought to improve the performance of distributed-processor supercomputers. One promising alloptical-logic technology that has been pursued utilizes gain quenching of an edgeemitting laser caused by injected light from another laser. We proposed for this LDRD project to investigate gain quenching of vertical-cavity surface-emitting lasers (VCSELs) using novel leaky-mode microcavity concepts that were pioneered at Sandia.
Leaky-mode techniques, first proposed at Sandia in 1995 and validated by a phaselocking experiment in 1999, allow VCSELs to output light laterally (in the plane of the semiconductor wafer). Hence, the output of one laser can be laterally injected into other lasers to achieve interconnection of optical circuits. Moreover, VCSELs have significant advantages over edge-emitting lasers, including smaller size and lower power consumption, allowing higher density integration without severe heating limitations, and higher relaxation oscillation frequencies, allowing operation at faster clock speeds. We at Sandia are in a unique position, with expertise in theory, design, growth, fabrication, and characterization, to develop this potentially revolutionary microcavity laser logic technology.
Technical Problem and Approach
Future secure data transmission and high-speed computing systems could greatly benefit by the availability of high-speed (>40Gbit/sec) logic circuits that can do front-end processing of digital data traveling through optical fibers. The goal is not to replace conventional electronic logic circuits, but rather to implement limited functionality alloptical logic circuits for use in optical communication links, where optical "transparency" and high speed are of paramount importance. The first problem to be addressed is the demonstration of a single very fast all-optical logic gate that exhibits minimum power dissipation and maximum optical gain. The second problem to be addressed is the integration of several such logic gates to achieve an optical integrated circuit. The chosen logic gate technology must be compatible with microfabrication techniques, in order to meet the eventual need for integration into dense optical circuits. Roughly 100 gates must be integrated to meet the functionality requirements of a typical front-end optical processing circuit.
Vertical-cavity surface-emitting lasers (VCSELs) have been identified as a natural candidate for laser logic gates, due to their promise of low power consumption and high speeds. Until recently, however, an effective method for transporting light between lasers was still unknown since propagation in VCSELs is normal to the wafer. The discovery of the effective index method for waveguiding in VCSELs and its application to leaky-mode coupling between VCSELs has provided such a method. Changes in effective index are engineered by constructing channels of increased (vertical) cavity length, indicated by the gray region in Figure 1 .1(a). In these channels, light propagates with a tilted propagation vector, as shown in Figure 1 .1(b) that is still mostly normal to the wafer plane, but tilted enough so that light "walks" down the channel. Such a scheme has been demonstrated at Sandia, where a high-index channel was employed to couple together two VCSELs separated by as much as 20 microns, as shown in Figure 1 .2. We propose to use similar channels to transport light from one VCSEL to another, where it may be used to quench the gain of the second laser and turn off its free-running mode. If the second laser is similarly connected to other lasers, a series of logic gates may be constructed. The surface normal output can be eliminated by design to obtain highest efficiency or could be retained to monitor circuit performance. One type of microcavity laser logic that we propose to investigate is based on the frequency shifting "optical diode" concept, illustrated in Figure 1 .3(a). Photons originating in laser 1 can propagate into a higher effective index region, such as laser 2, but the reverse process is forbidden. The channel connecting laser i to laser i+1 together with laser i+1 is fabricated using a slightly increased cavity length so that its effective index is increased relative to laser i. Since light can move to higher index by tilting its propagation vector slightly but still remain on a Fabry-Perot resonance, the free-running mode of laser i can leak into the cavity of laser i+1 and quench its free-running mode. However, light attempting to cross into a region of lower index of refraction is reflected, and so laser i+1 can have no effect on the free-running mode of laser i. This makes an effective "optical diode" which inherently provides reverse isolation. As the cavity length is increased at each gate, eventually the next longitudinal mode is approached. When this happens, the cavity length for the next gate is returned to the starting value. From an effective index point of view this still appears as an index increase and so the operation of this gate is identical to the previous ones. The use of this longitudinal mode "wraparound" technique satisfies cascadeability while at the same time limiting the complexity of the fabrication process. We also propose to investigate frequency degenerate logic gates as an alternative to the frequency shifting logic gates proposed above. Frequency degenerate optical logic gates rely on spatially overlapping modes of a microcavity that have identical frequencies but can be distinguished based on their lateral propagation vector components. Figure 1 .4 shows a schematic top view of a microcavity that supports the frequency degenerate modes shown in Figure 1 .4(a) and (b). Current is injected asymmetrically into the gain region (red), such that mode A is normally biased above threshold, and mode B is normally biased below threshold. Optical injection into mode B, by either the upper or lower waveguide channels, shown in gray in Figure 1 .4, will quench the gain of mode A and suppress lasing. Hence, the mode A output that is coupled into the left and right waveguide channels, shown in gray in Figure 1 .4, is an inverted function of the input into mode B. Since there are two inputs into mode B, either of which will suppress lasing in mode A, this element can function as a NOR gate. 
Leaky Mode VCSEL Fabrication
Leaky Mode VCSEL Structure
Leaky mode VCSELs are different from standard VCSELs in that the effective index of refraction is decreased in the region where the laser mode is localized. [1, 2] In a standard VCSEL light is confined within a high-index "core" region by an effect similar to total internal reflection in an optical fiber waveguide. [3] In a leaky mode VCSEL the "core" index is reduced relative to the "cladding". There is still a reflection at the core/cladding interface which tends to confine the light within the core, but because the reflection is not 100% some light tends to leak into the "cladding" region. Hence, these lasers are called "leaky mode" VCSELs.
It is relatively easy to produce a high index core region surrounded by a low index cladding region by etching a circular mesa through the VCSEL quantum well active region and placing the wafer in an oven containing a steam atmosphere in order to selectively oxidize one or more Al.98Ga.02As layers (n=3.0) to form aluminum oxide Our intuition correctly suggests that the low-index oxide layer reduces the effective index in the cladding region and gives rise to low-loss indexguided modes confined within the core (un-oxidized) region. In this case, the effective index in the core is 3.26 and the effective index step from the core to the cladding region is -0.06.
In 1995, G.R. Hadley made the profound observation that the effective index in any particular region (at lateral coordinates x and y) is determined by the vertical resonance wavelength in that region. [4] Thus, one can change the effective index either by (1) changing the permittivity of a layer or by (2) changing the thickness of a layer. While the first method is intuitive as illustrated in the previous paragraph, the second method is not so obvious. To illustrate with an extreme example, consider two gold plates that bound an air-gap cavity of length 850 nm. If we can somehow decrease the air gap length in a cladding region to 834 nm, then vertically propagating light near 850 nm will be confined to within the core region exactly as in the oxide confined VCSEL of the previous paragraph.
Hadley suggested that by laterally patterning the thickness of one or more layers in a VCSEL structure, we can arbitrarily control the effective index profile versus x and y. In particular, an index-guided VCSEL (similar to the oxidized VCSEL described above) can be fabricated by thinning one layer of the VCSEL structure throughout the cladding region only. Alternatively, an index anti-guided (or leaky mode) VCSEL can be fabricated by thinning one layer of the VCSEL structure within the core region only. [1, 2] A three-step process is required to obtain the effective index changes necessary for leakymode VCSELs as shown in Figure 2 .2.
Step 1: epitaxially grow roughly 60% of the VCSEL, including the bottom distributed Bragg reflector (DBR), the quantum-well optical gain region, and a few periods of the top DBR.
Step 2: remove the wafer from the growth reactor, pattern openings in a mask, and perform a shallow etch of the un-masked semiconductor material.
Step 3: return the wafer to the growth reactor and "regrow" the remainder of the top DBR. The regions that were etched experience a slight blue shift of their micro-cavity resonance frequency, which acts equivalently to a decrease in the effective index of refraction. The details of these fabrication steps are discussed in the following sections.
Leaky Mode VCSEL Fabrication
One historic difficulty in fabricating leaky mode VCSELs was that of obtaining a precisely controlled shallow etch depth on the order of 10 nm. We have developed a new etching technique involving repeated cycles of oxidation and removal of the surface oxide, which allows us to precisely remove 2.25 nm of GaAs per cycle. Regarding the implementation of the patterned etch step 2 of the leaky-mode VCSEL fabrication process, we found that etching through a patterned photoresist mask was not consistent enough. Instead, we pattern a thin layer of AZ 5214 photoresist (using a mask with the opposite tone of the one for creating a photoresist etch mask), then we deposit 20 nm of Ti and liftoff the Ti from above the photoresist regions. Moreover, the sample is rotated during the Ti deposition to eliminate shadowing by the photoresist. When the sample is removed from the evaporation chamber the Ti oxidizes to become TiO2. Thus, we have a TiO2 etch mask for subsequent selective wet chemical etching. We have typically used 1:4:495 H2PO4:H2O2:H2O to etch AlGaAs materials at 0.5nm/s and selectively stop on InGaP. We have used pure HCl to etch InGaP and selectively stop on AlGaAs. After the semiconductor etching is finished, we remove the TiO2 mask by etching in 1:100 HF:H2O for 2min.
We spent much effort on step 3 of the leaky-mode VCSEL fabrication process, namely the completion of the deposition of the top DBR. Although MOVPE growth of AlGaAs materials is typically done on GaAs substrates that are cut 2-degrees off axis, we have found that these substrates are not desirable for regrowth on etched features. The reason is that the discontinuities at the edges of the etched regions tend to propagate along the direction of the wafer miscut during the epitaxial regrowth step. This behavior is shown in Figure 2 .5. The dark/rough area of the picture in Figure 2 .5(a) shows amorphous deposition of AlGaAs on a region of the TiO2 mask that was intentionally left in place.
Cross sectional SEM images have confirmed that the edges of the amorphous region are the same as the underlying TiO2 layer. Hence, the linear features within the amorphous region show the original location of the etch pattern. Notice that in the epitaxial regrowth regions (at the top and left sides of the picture), the features have shifted significantly. Due to the undesirable regrowth angle shown in Figure 2 .5, we have switched from using semiconductor wafers that are cut 2-degrees off axis to using wafers that are cut precisely along crystal planes. This change has required us to optimize growth on vicinal (100) gallium arsenide substrates, rather than the 2-degree miscut substrates that are conventionally used to provide nucleation sites for low-defect crystal growth.
As an alternative to epitaxial regrowth of the top DBR, we have deposited an amorphous dielectric SiO2/SiN DBR using the PlasmaTherm 790 PECVD tool. In support of this effort, we have modified the PlasmaTherm 790 wiring and recipes so that an external computer can independently control the deposition time of each layer in the DBR. Since a typical dielectric DBR consisting of 16 layers takes roughly 8 hours to deposit, it is a significant advance to have the process automated rather than requiring someone to stand by the machine for 8 hours. Figure 2 .6 shows the transmission spectrum of a dielectric 980-nm DBR that was deposited using the new automation system. The 980-nm DBR spectrum is only intended to illustrate the typical dielectric DBR performance, but the actual DBRs deposited onto leaky mode VCSELs were centered at 850 nm. A simulation of an 850-nm DBR reflection spectrum is shown in Figure 2 .7. We note that the upgrade of the PlasmaTherm 790 to enable automated dielectric DBR deposition benefits other research projects in the CSRL besides just the leaky-mode-VCSEL LDRD project. Having addressed the major fabrication issues associated with creating leaky-mode VCSEL devices, we turned our attention to the implementation of frequency shifting optical logic gates. Figure 2 .8(a) shows a microscope image of a recently fabricated frequency-shifting all-optical NOR gate. The corresponding cross-sectional schematic is shown in Figure 2 .8(b). The epitaxial structure is that of a standard 850-nm VCSEL, but with only a 6-period top p-type DBR. A quarter-wave Al.98Ga.02As layer in the first period of the p-type DBR was oxidized to create a current aperture, indicated by the 10-by-3-micron rectangle drawn in the center of 
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deposited using plasma-enhanced chemical-vapor deposition (PECVD) using the PlasmaTherm 790 tool in the CSRL. The dielectric DBR was RIE etched from the perimeter of the mesa in order to provide access to the p-type ohmic contacts on top of the mesa. The n-type ohmic contacts were applied to the back side of the n-type conducting wafer number EMC7684. 
Leaky Mode VCSEL Measurements and Modeling
Measurements: VCSELs with Dielectric Top DBR
While we had previously demonstrated 1x2 arrays of leaky mode coupled VCSELs using epitaxial regrowth of the top DBR, [5] in this section we present new results for leaky mode VCSELs fabricated using a dielectric top DBR. In particular, we will present results for the same device (EMC7684-A1B_306_N2_45_L4_20) that was described at the end of section 2.2. The VCSEL near-field output at 1.6 mA (above the 1.25-mA threshold of this device) is shown in Figure 3 .1. The profile exhibits two primary lobes, one at each end of the oxide aperture. Between these two primary lobes, three dimmer secondary lobes appear within the 4-micron gap that separates the two etched regions. 2 shows both near-field and far-field images obtained at a VCSEL drive current of 1.5 mA (also above threshold). As in Ref. [5] , the far-field measurements confirm a single on-axis peak indicating in-phase operation of the 2-element array. Note that although the three central lobes in the near-field image appear as bright as the outer 2 lobes, this is an artifact caused by CCD camera saturation. Figure 3 .1 gives a more accurate view of the relative intensities of the various lobes. Whenever an odd number of intermediate lobes appear between the 2 outer VCSEL elements, the emission will be in phase. Whenever an even number of intermediate lobes appears between the 2 outer VCSEL elements, the emission will be out of phase. This behavior is a simple consequence of the fact that the optical phase flips by 180º from one lobe to the next all the way across a series of lobes (including the end lobes). ) and the threshold current is surprisingly low. The top DBR reflectivity is calculated to be 99.8% versus 99.7% for a typical VCSEL, which helps account for the low threshold and the reduced output power. Another contribution to the reduced output power is likely the fact that the lasing mode only extracts power from a small fraction of the aperture area: namely from the two 3-micron diameter lobes at the two ends of the array. 
Spectral Theory and Measurements
Simulated mode profiles versus distance along the x-axis and corresponding mode wavelengths are shown in Figure 3 .4 for the VCSEL discussed in the previous section. For the actual fabricated device, lasing of the fundamental mode, shown in red in Figure  3 .4, was suppressed by the 10-nm GaAs cap that remained in the 4-micron-wide interelement coupling region in the center of the device. The VCSEL output spectrum is shown in Figure 3 .5. The lasing spectrum (measured at 1.6mA) is shown in red and the below-threshold spectrum (measured at 1.2mA) is shown in blue (magnified vertically by 50 times to be more visible). Note that the longerwavelength modes, which are spatially confined within the 4-micron-wide inter-element region, are clearly observed to be below threshold at a drive current of 1.6 mA. The reason is that the 10-nm thick GaAs cap layer remains on the 4-micron-wide interelement region contributing additional optical absorption loss in this region. The below-threshold emission spectrum can be compared to modal calculations done using effective index theory [3] in order to experimentally determine the actual fabricated dimensions. The assumed geometry for the modal calculations is shown in Figure 3 .6. In order to simplify the calculations, we ignore the lateral dependence along the y-axis and focus only on the optical field variation along the x-axis. As shown in Figure 3 .6, there are three types of regions to be considered: the oxidized region (light blue), the coupling region (pink) between the two VCSEL elements, and the two etched VCSEL elements (red). Each region is characterized by a vertical resonance wavelength that would be measured for an infinitely wide region. In Figure 3 .6, nominal resonance wavelengths are indicated: 834nm in the oxidized region, 850nm in the etched regions, and 853nm in the coupling region. A series of calculations were performed to obtain the eigenvalues, 
VCSEL Gain Quenched Laser Logic
VCSELs are attractive candidates for high-speed gain-quenched laser logic devices [6, 7] due to their short photon lifetime and the possibility of obtaining a large spatial overlap between the laser mode and the injected beam. The operation of a gain-quenched laser logic NOR gate will be briefly described here in order to understand appropriate conditions for the numerical simulations. A gain quenched laser, having optical modes similar to those shown in Figure 3 .8, would be designed such that normally only the fundamental mode 1 (red) is above threshold. The higher order mode 2 (colored blue in Figure 3 .8) would be designed to have a higher optical loss (for example, by reducing the number of top DBR periods over the two etched regions) so that it never lases. However, external light beams injected into either locations "In1" or "In2" in Figure 3 .8 will resonate in the cavity and create a significant photon density in mode 2 (blue). Because mode 2 extends into the central coupling region where mode 1 exists, it will quench some of the gain being used by mode 1. If the quenching due to only one input is sufficient to bring the lasing mode below threshold, then we have a NOR gate, since an input to either location "In1" or "In2" is sufficient to switch the output from ON to OFF. Next, we present rate equation simulations of gain quenched VCSEL dynamics in order to obtain an idea of the speed of response under various conditions. For simplicity, in order to understand the essential physics, we consider the situation where the spatial overlap between the lasing mode and the injected mode is 100%, which would occur for two 00 TEM modes having orthogonal polarization states. The semiconductor laser rate equations, [8] for the carrier density N and photon densities 1 S and 2 S of the two optical modes under consideration, are ( ) 
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Out for the external optical input mode, which correspond to round-trip photon losses of 0.3% and 0.6%, respectively. The numbers quoted above yield a threshold current of 0.066 mA for optical mode 1, which is reasonable given our idealized assumptions: 100% carrier injection efficiency, no carrier recombination outside the active region volume, no mirror absorption or scattering losses, and a top mirror reflectivity somewhat higher than normal.
The rate equations described above were solved using a fourth-order Runge-Kutta method, [9] with equal time steps of 1 ps. In order to improve numerical stability, we forced the stimulated recombination term 0
. In order to account for external optical input, the terms , which is effectively zero, being far below transparency. The initial photon density, for each optical mode, was taken to be , which is roughly 2% of the lasing photon density. The simulation results are plotted in terms of the number of carriers, which is the product of the carrier density times the active region volume, and the number of photons, which is the product of the photon density times the volume of the optical mode.
A typical simulation result, for an injected current of 2 mA, is shown in Figure 3 .9 , where the number of carriers is plotted on a linear scale and the number of photons is plotted on a logarithmic scale. Initially, the carrier density is far below the transparency density, and thus the photon numbers in the two optical modes are observed to decay at the rates 1 γ and 2 γ (according to our assumption the photon decay rate for mode 2 is twice the decay rate for mode 1). Initially, the carrier number builds up almost linearly due to the injected current. When the carrier density exceeds the transparency current density, the photon numbers start to increase from 1. At approximately = t 180 ps, mode 1 turns on and exhibits relaxation oscillations (at a frequency of 15 GHz) which are mostly damped by = t 400 ps. These results exhibit typical turn-on delays of 120ps for the carrier density to build up from zero and an additional 60ps for the photon density to build up from noise. Although the threshold for mode 2 alone is only 0.122 mA, the photons in mode 1 have quenched the gain sufficiently to prevent mode 2 from building up to a significant photon number. Figure 3 .10 shows the results of a second simulation, also with a 2-mA drive current, but with an externally injected 200-ps-long square pulse injected at = t 500 ps. The relaxation oscillations appear stronger than in the previous figure because the photon number is plotted on a linear scale, but the behavior before = t 500 ps is actually identical to that shown in the previous figure. The externally injected square pulse is assumed to have an abrupt rise at = t 500 ps and an abrupt fall at = t 700 ps. As observed in the figure, the cavity mode 2 does not respond instantaneously, but rather with a time times the period of the relaxation oscillation following each transition. In the situation where the output of a previous gain quenched laser provides the external input to mode 2, the response of mode 1 would be slowed a bit more. However, for the simulation conditions considered above, we can roughly estimate that the maximum NRZ operation frequency is potentially 2 times the relaxation oscillation frequency. For the results shown in Figure 3 .10, the relaxation oscillation frequency is approximately 10 GHz in the low (quenched) state of mode 1, which implies a maximum logic operation frequency of 20 GHz. photons in mode 2 (60% of the number of photons in the free-running mode 1), in the absence of optical gain. Doubling the amplitude of the external optical input has completely quenched lasing mode 1. The most notable difference compared to the previous simulation is that there is a roughly 40 ps delay time from when the mode 2 input falls to zero until the mode 1 amplitude returns to a high level. This result is expected, and explicitly shows that in order to maintain high-speed operation, gain-quenched laser modes should never be completely shut off. From a system level perspective, this suggests that NOR gates might always suffer long turn-on delays. Figure 3.11. Simulated VCSEL rate equations with 2mA drive current, and an external optical input to photon mode 2 which is 2 times higher than in the previous figure.
Since the previous results suggest that we do not want to completely shut off the lasing mode 1, we next consider the situation in which the external optical input does not have a high extinction ratio, which is appropriate if that input came from another gain quenched laser that was not completely shut off. In particular, Figure 3 .12 shows simulation results that are identical to those of Figure 3 .10 except that the baseline injected photon level into mode 2 is half of the injection level during the 200-ps pulse. Because mode 1 is now partially quenched by mode 2 in the baseline state, the fractional quenching that occurs during the 200-ps pulse is only 44%, which is reduced from the value of 59% shown in Figure 3 .10. This final simulation result is very close to what might be used in a real system. An even more realistic simulation, which is not attempted here, would take the actual output waveform of one gain quenched laser as the input to a second gain quenched laser. Thus, the abrupt-transition square pulse input would be replaced with an input pulse having roughly 15-ps rise/fall times and ringing following each transition. Nonetheless, the results presented in this section have provided significant insight into the dominant performance parameters of realistic gain quenched VCSELs. 
Summary
During this 3-year LDRD we have significantly improved our ability to fabricate, characterize, and model leaky mode VCSELs. In particular, we have improved our ability to etch semiconductors to nominal depths of 20 nm with high accuracy in both the vertical and lateral dimensions. We have also explored a variety of AlGaAs semiconductor DBR epitaxial regrowth conditions and the use of various substrates, having different miscut orientation angles. Finally, as an alternative to epitaxial regrowth, we have deposited amorphous dielectric SiO2/SiN top DBRs to complete leaky mode VCSEL structures. The deposited dielectric DBRs have worked extremely well for making leaky mode gain quenched VCSELs. The only type of leaky mode VCSEL that may not work well with dielectric DBRs would be a large 2-dimensional array, in which case the high electrical and thermal resistance of the dielectric DBR could be a significant disadvantage.
Our ability to accurately characterize and model leaky mode VCSELs has also improved considerably during this LDRD project. In particular, we have measured the abovethreshold and below-threshold emission spectra from leaky mode VCSELs and compared them with effective index model results. Such a comparison between the measured and simulated VCSEL spectrum has proven to be an excellent method of determining the fabricated feature lateral widths to an accuracy of approximately 0.1μm and the etch depth to an accuracy of approximately 1nm.
Rate equation modeling of gain quenched VCSELs has given us good insight into the expected response time and useful injection conditions required to achieve high-speed laser logic operation. The simulations suggest that for realistic VCSELs, photon-carrier dynamics limit the maximum NRZ bit rate to twice the relaxation oscillation frequency that is observed in the quenched state. Moreover, the simulations indicate that complete quenching of the free-running laser mode should be avoided due to the long time delays required to emerge from the fully quenched state. From a system level perspective, this suggests that NOR gates might never work well at high speeds.
This LDRD has partially supported the demonstration of a new approach to optical timedomain reflectometry (OTDR) that will enable distributed fault monitoring in singlemode VCSEL-based networks. In-situ OTDR uses the transmitter VCSEL already resident in data transceivers as both emitter and resonant-cavity photodiode for fault location measurements. Also valuable at longer wavelengths, the concept has been demonstrated using an 850-nm oxide-confined VCSEL and simple electronics. The dead times and sensitivity obtained are adequate to detect the majority of faults anticipated in local-and metropolitan-area networks. This work was published in Electronic Letters in July 2005. [10] In collaboration with Daniel M. 
